Abstract
Introduction
With today's technology, it is possible to build complete systems containing millions of transistors on a single chip. Systems-on-a-chip (SOC) are comprised of a collection of pre-designed and pre-verified cores and user defined logic (UDL). As the complexity of systemson-a-chip continues to increase, the difficulty and cost of testing such chips is increasing rapidly [ll] , [12] . To test a certain chip, the entire set of test vectors, for all the cores and components inside the chip, has to be stored in the tester memory. Then, during testing, the test data must be transferred to the chip under test and test responses collected from the chip to the tester as illustrated in Figure 1 .
One of the challenges in testing SOC is dealing with the large size of test data that must be stored in the tester and transferred between the tester and the chip. The amount of time required to test a chip depends on the size of test data that has to be transferred from the tester to the chip and the channel capacity. The cost of automatic test equipment (ATE) increases significantly with the increase in their speed, channel capacity, and memory. As testers have limited speed, channel bandwidth, and memory, the need for test data reduction becomes imperative. To achieve such reduction, several compaction and lossless compression schemes were proposed in the literature.
The objective of test set compaction is to generate the minimum number of test vectors that achieve the desired fault coverage. There are two main types of compaction, static compaction and dynamic compaction. In static compaction, the number of test vectors is reduced after they have been generated. Examples of static compaction algorithms include reverse order fault simulation [ [3] by applying the GZIP compression scheme to strings that are not effectively compressed by run-length coding. Another technique proposed in [8] uses what is called variable-to-block run-length coding. In this technique, a codeword is used to encode a block of data based on the number of zeros followed by a one in that block. This technique is used for compressing fully-specified test data that feeds a cyclical scan chain. A cyclical scan chain is used to decompress this data and transfer it to the "test scan chain". Golomb code is a variable-to-variable run-length code that is used in [4] to enhance the scheme described above. It divides the runs into groups, each is of size m. The number of groups is determined by the length of the longest run, and the group size m is dependent on the distribution of test data. In [9], statistical coding is used for encoding deterministic test data. The technique uses a modified version of Huffman coding as to minimize the bits needed for codewords. Although this technique has less compression ratio than Huffman coding, the hardware implementation of the decoder is simpler. Another technique was proposed in [7] which performs decompression of test data based on an embedded processor. The technique is based on storing the differing bits between two test vectors. It divides each test vector into blocks and stores those blocks that are different from the preceding vector.
In this paper, we introduce a novel and very efficient compression scheme for deterministic testing of SOCs based on geometric shapes. This scheme is designed based on test cubes to maximize the compression ratio. Test vector decompression is performed on chip and is implemented either in hardware or software. For Table 1 . The used primitive geometric shapes.
hardware decompression option, a decoding circuitry is placed on the chip to perform the decompression algorithm. However, for software decompression option, an embedded core is used to execute the decompression algorithm and decompress the test data, which is then applied to the circuit under test. The decompression algorithm can be stored in a ROM on the chip.
The Proposed Encoding Algorithm
The proposed encoding algorithm is based on encoding the 0's or the 1's in a test set by geometric shapes. In this work, we limited those primitive shapes to the basic four, namely: point, line, triangle, and rectangle as shown in Table 1 . These shapes are the most frequently encountered shapes in any test set. For the rectangles, two points are needed to encode the shape and each point costs 2*10g2 N, where N is the block dimension. However, lines and triangles can be represented by a point and a distance d and this reduces the number of bits needed to encode them by (log? N)-2 in comparison to encoding them by two points. Two bits are used to determine the type of line or the type of triangle encoded. Figure 2 shows the algorithm of the encoder, which consists of the following main steps:
vectors in a test set is crucial and has a significant impact on the compression ratio. In this step, we aim at generating clusters of either 0's or 1's in such a way that it may partially or totally be fitted in one or more of the geometric shapes shown in Table 1 where k is the test vector length and W(A, ,BJ IS the weight between bits A, and B,. Table 2 , Table 3 and Table 4 specify the weights used in computing the 0-distance, the I-distance, and the Oll-distance between two vectors, respectively. Note that for i = 0, W(A,, Bi.l) = 0 and fori = k-1, W(A,, B,+, 
The assignment of a 0.25 weight for an 'x' to each of its immediate neighbors be it an 'x' or the sorted bit ('0' for 0-sorting, '1' for 1-sorting and '0' and '1' for 0/1-sorting) is chosen due to the following reasons. First, this weight may help in completing, integrating, or generating additional geometric shapes that can lead to a better solution.
Second, this can help in generating blocks filled by 'x's which can be minimally encoded. Different weights have been experimented with, and a Table 5 . An example of test vector sorting.
weight of 0.25 has been found to produce better results in most of the cases.
In Table 5 , we show a simple example to illustrate the impact of sorting on test vector compression. As can be seen, sorting the vectors based on the 0-distance requires the encoding of two triangles to encode the 0's. However, sorting the vectors based on the I-distance requires the encoding of one triangle and two lines to encode the 1's. Thus, for this example sorting based on the 0-distance results in higher compression.
(ii) Test Set Purtihbning
A set of sorted test vectors, M, is represented in a matrix form, RxC, where R is the number of test vectors and C is the length of each test vector. The test set is segmented into LxK blocks each of which is NxN bits, where L is equal to r R / N l and K is equal to rCIN1. A segment consists of K blocks. In other words, the test set is segmented into L segments each contains K blocks.
For test vectors whose columns and/or rows are not divisible by the predetermined block dimension N, a partial block will be produced at the right end columns and/or the bottom rows of the test data. Since the size of such partial blocks can be deduced based on the number of vectors, the vector length, and the block dimension, the number of bits used to encode the coordinates of the geometric shapes can be less than log, N. The decoder recognizes those special cases and decodes them properly.
(iii) Encoding process
As mentioned earlier, the encoding process will be applied on each block independently. The procedure Extract-Shapes(b) will find the best group of shapes that cover the bits that are equal to b as shown in the algorithm. Encode-Shapes determines the number of bits, a, needed to encode this group of shapes. There are two cases that may occur:
(a) The block contains only 0's and x's or 1's and x's. In this case, the block can be encoded as a rectangle. However, instead of this it is encoded by the code 01 followed by the bit that fills the block. Hence, the number of bits to encode the block CI =
(b)
The block needs to be encoded by a number of shapes. In this case, we need the following: 2 bits to indicate the existence of shapes and the type of bit encoded. If the encoded bit is 0, then the code is IO, otherwise it is 11. P = (2*L0g2 N -3) bits to encode the number of shapes, S . If the number of shapes exceeds 2', then the number of bits needed to encode the shapes is certainly greater than the total number of bits in the block. In this case, the block is not encoded and the real data is stored. better not to encode the block. Instead, the real data is stored after a 2-bit code (00). The procedure Store-Encoded-Bits will decide which case is the best (encoding O's, encoding l's, or storing the real data)
based on E, the minimum of &, al, and B .
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Decoding Process
The decoding process is simple and straightforward. In this work, we assume that an embedded processor on a chip will implement the decoding algorithm. A framework illustrating the details of how the test vectors can be transferred from the embedded processor to the tested parts of the chip has been outlined in [7] . A similar framework can be used for our decoding algorithm. Figure 3 shows the algorithm of the decoder. It first reads the arguments given by the encoder and computes the parameters needed for the decoding process. These parameters include the number of segments, the number Table 6 . Compression results of the proposed scheme for various block sizes. of blocks in a segment and the dimensions of the partial blocks. In order to reconstruct the vectors, each segment has to be stored before sending its vectors to the circuit under test. For each segment, its blocks are decoded one at a time. The first two bits indicate the status of the block as follows: 00: the block is not encoded and the following N*N bits are the real data.
01: fill the whole block with 0's or 1's depending on the following bit.
10: There are shapes that are filled with 0's. 11: There are shapes that are filled with 1's.
For those blocks that have shapes, the procedure Decode-Shapes is responsible for decoding these shapes. It reads the number of shapes in the block and then for each shape it reads its type and based on this it reads its parameters and fills it accordingly. After all the blocks in a segment have been decoded, the segment is output to the circuit under test vector by vector.
Experimental Results
In order to demonstrate the effectiveness of our scheme, we have performed experiments on a number of the largest ISCAS85 and full-scanned versions of ISCAS89 benchmark circuits. The experiments were run on a Pentium I1 processor with a speed of 350 MHz and a 32 Mbyte RAM. We have used the test sets generated by MinTest [14] , which are highly compacted test sets, that achieve 100% fault coverage of the detectable faults in each circuit. Test cubes were generated from each test set as this has the advantage of keeping unnecessary assignments as x's, which enables higher compression. Then, the test vectors were sorted to maximize the compression. In this work, test vectors were sorted based on a greedy algorithm. Test vectors sorting based on the 0-distance, the 1-distance, and the O/l-distance was performed. For both the 0-distance and 011 -distance sorting, the test vector with more 0's was selected as the first vector. However, for the 1-distance sorting, the vector with more 1's was selected as the first vector.
The test sets were partitioned into blocks of sizes 8x8 and 16x16, respectively. Then, the proposed encoding algorithm was applied for each case separately as shown in 
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As can be seen, the effectiveness of the proposed encoding algorithm is clearly demonstrated as high compression ratio was obtained for all the circuits. For most of the circuits, sorting based on the Oll-distance on an 8x8 block size produced the best results.
The last column in Table 6 shows the total CPU time used for compressing the test vectors based on the two block sizes and based on the three types of distance sorting, i.e. the total CPU time used to produce the best result, which is highlighted in the table.
Based on the compression results in Table 6 , our technique achieves an average compression ratio of around 54% based on highly compacted tests. In Table  7 , we compare the compression ratio obtained by our technique with that obtained by the techniques proposed in [7] and [4] . It is important to point out that although the test sets used in our work are different from those used in [7] and [4] , they are considerably smaller. As can be seen from the table, for all the compared circuits, our technique achieves significantly higher compression ratio than the technique in [4] . Furthermore, in four of the circuits, out of seven, our technique achieves higher compression ratio than the technique in [7] . It should be observed here that for the three circuits where the technique in [7] achieves higher compression ratio, their original test sets are significantly larger, i.e. they contain much more redundancy, which leads to higher compression ratio. For example, the original test set used in [7] for the circuit c7552 is more than four times larger than the original test set we used.
All the compressed test sets were decoded and verified by fault simulation. The decoding algorithm is very fast and the decoding time for each test set was in fractions of a second.
Conclusions
In this paper, a fast and very efficient compression/ decompression scheme for testing systems-on-a-chip has been presented. The technique is based on encoding the test data by geometric shapes. The test data is partitioned into blocks and then each block is encoded separately. To increase the compression ratio, the scheme exploits test vectors reordering, the block size, the type of bit to be encoded, and whether or not to encode the block.
Experimental results on ISCAS85 and full-scanned versions of ISCAS89 benchmark circuits demonstrate the effectiveness of the technique in achieving high compression ratio. An average of 54% compression ratio is achieved on highly compacted test sets. In this work, we assumed that the decompression of test data is performed in software by an embedded processor.
Hardware implementation of the decompression algorithm will be investigated in future work.
